The CDBC are quad cross-couple 3-STATE CMOS. NOR latches, and the CDBC are quad cross-couple STATE CMOS NAND latches. Each latch. Data sheet acquired from Harris Semiconductor. SCHSC – Revised March The CDB and CDB types are supplied in lead hermetic. CD datasheet, CD circuit, CD data sheet: TI – CMOS QUAD 3- STATE R/S LATCHES,alldatasheet, datasheet, Datasheet search site for.
|Published (Last):||25 November 2004|
|PDF File Size:||15.48 Mb|
|ePub File Size:||17.30 Mb|
|Price:||Free* [*Free Regsitration Required]|
Yeah, looked at the D and JK logic, but that would require providing clock and wouldn’t be an “unattended” design as I plan to implement. But I datashwet that the restrictions were far more Historical anecdotes on my other uses for RS latches.
The CD is indeed the one I have in the design now. I want to keep it flexible, both capability and power-usage wise and this requires balance.
As far as possible I want to keep it digital and without any high frequency line anywhere or, better said, well confined in their own “realm”: SNN simply has all of its reset inputs internally connected. You may be looking for this: I think you need to re-evaluate how much power is required by “keeping the interrupts alive”. Email Required, but never shown. Given the available info, this is probably the correct answer.
CD4044 PDF Datasheet浏览和下载
A state change on the inputs would wake the MCU – whereupon it reads the inputs and then goes back to sleep. You can derive a similar deduction for CD You can achieve the same externally in your PCB design, very easily albeit with a lower density, you’re right.
I am working on a circuit where I need to hold a few signals until my MCU reads them. EDIT — to clarify a few points in the design: As has been said, you can make this function from more 74HCT-etc gates. Never say you are nobody!
Any way, take into account that the SNN has been datashdet for 25 years, its not a good idea to even consider that part for a new design. Datashete it could be really troublesome.
Is there a reason why you have to use the fewest ICs? Sign up or log in Sign up using Google. Can’t yet wrap my head around applying a D or JK that way.
Their later comment says the MCU would be sleeping, before you posted your ‘answer’. Looks like an SR is my only choice here, but my brain is just a drop of the ocean. OTOH, you might way to use the common enable in the CD to implement the solution you’re looking for. However is practically impossible to find good supply of it and even a datasheet. Most MCUs inputs can’t be configured with internal pull-downs, only with pull-ups. Tony EE rocketscientist Thanks for the reply.
I would spare the fixed via to the enable having it routed to the MCU and used to control the reset AND the enable itself and would have all the resets linked together in a clean way. Sign up using Email and Password.
Thank you all for your help! Enric Blanco 4, 5 11 Home Questions Tags Users Unanswered.
CD Datasheet(PDF) – Fairchild Semiconductor
Any suggestion on how to implement this otherwise? However the doubt stand. Basically the MCU would read these lines at regular intervals datasueet To conserve bandwidth, I only needed 1 bit in a synchronous “sub-frame” channel to send the analog signal as a digital FM signal of 0 to 1kHz.
Post as a guest Name. You will then need pull-ups cd404 every output instead of pull-downs, so just use the pull-ups of the MCU inputs by configuring it accordingly.